美国专利US20010005042A1 Method of manufacturing a surface mount package

专利PDF首页>>美国专利

专利附录

专利说明

权利要求

类似技术

同族专利

引用文献

法律状态

优先权

专利摘要:
The present invention provides a method and apparatus for fabricating densely stacked ball-grid-array packages into a three-dimensional multi-package array. Integrated circuit packages are stacked on one another to form a module. Lead carriers provide an external point of electrical connection to buried package leads. Lead carriers are formed with apertures that partially surround each lead and electrically and thermally couple conductive elements or traces in the lead carrier to each package lead. Optionally thin layers of thermally conductive adhesive located between the lead carrier and adjacent packages facilitates the transfer of heat between packages and to the lead carrier. Lead carriers may be formed of custom flexible circuits having multiple layers of conductive material separated by a substrate to provide accurate impedance control and providing high density signal trace routing and ball-grid array connection to a printed wiring board.
公开号:US20010005042A1
申请号:US09/761,210
申请日:2001-01-16
公开日:2001-06-28
发明作者:Carmen Burns
申请人:Entorian Technologies Inc；
IPC主号:H01L23-49537

专利说明:
[0001] This application is a continuation-in-part of application Ser. No. 08/774,699, filed Dec. 26, 1996 and a Continuing Prosecution Application filed Feb. 11, 1998, which is a continuation of Ser. No. 08/497,565, filed Jun. 30, 1995, now issued as U.S. Pat. No. 5,631,193, which is a continuation of application Ser. No. 07/990,334, filed Dec. 11, 1992, now issued as U.S. Pat. No. 5,484,959. [0001] BACKGROUND OF THE INVENTION
[0002] 1. Field of the Invention [0002]
[0003] This invention relates to a high density, integrated circuit module, which includes a plurality of vertically or horizontally stacked individual surface mount or ball-grid-array integrated circuit packages. [0003]
[0004] 2. Brief Description of the Related Technology [0004]
[0005] An example of a fabrication method and apparatus for high density lead-on-package modules by laminating one or more lead frames to standard integrated circuit packages is disclosed in U.S. Pat. No. 5,484,959, assigned to the common assignee of the present invention and incorporated herein by reference. Other methods for providing high density, stacked modules are disclosed in U.S. Pat. Nos. 5,279,029, 5,367,766, 5,455,740, 5,450,959 and 5,592,364, all of which are assigned to the common assignee of the present invention and incorporated herein by reference. The general methods and apparatus disclosed in the referenced patents can be applied to the fabrication of stacked configurations comprised of individual ball-grid-array or surface mount packages. However, the characteristic lead orientation, lead shape and lead content of ball-grid-array or surface mount packages impose a different set of parameters not adequately provided for by prior methods and assemblies. [0005] SUMMARY OF THE INVENTION
[0006] The present invention provides a novel method and apparatus for manufacturing three-dimensional, high density, integrated circuit modules from standard ball-grid-array or other surface mount integrated circuit packages which provides improved space efficiency and heat dissipation. One way to increase space efficiency is to stack individual packages. Generally speaking, higher density generates more localized heat and thus increases the need for efficient heat dissipation. Improving the thermal transfer characteristics of the individual integrated circuit packages results in better heat dissipation for the module, and improves reliability and durability. [0006]
[0007] The present invention provides a novel method of fabricating a three-dimensional module formed of stacked and aligned surface mount or ball-grid-array packages. Ball-Grid-Array (BGA) integrated circuit packages typically have leads that extend from the bottom surface of a rectangular solid resin casing in a two-dimensional grid pattern. The external portion of each lead finished with a ball of solder. Package leads provide electrical and thermal coupling to one or more integrated circuit dies that are embedded within the protective casing. Typically, the protective casing completely surrounds the embedded die but, in some BGA packages, the protective casing does not cover the inactive top surface of the die. Near-chip scale packages provide 1.0 mm center-to-center lead spacing. Chip scale packaging such as MICRO_BGA™ have center-to-center lead spacing of 0.5 mm. Chip scale packaging offers excellent electrical characteristics including low capacitance and thermal design. [0007]
[0008] Connectivity to the leads of individual packages in a module is provided by thin substantially planar lead carriers located between adjacent packages. Lead carriers are adhered to adjacent packages with a thermally conductive but electrically insulating adhesive. A lead carrier is comprised of elongated electrically and thermally conductive elements formed in one or more thin planes of conductive material that are separated by high-dielectric material. Typically, each conductive element has at least one aperture, adapted to receive and electrically couple to an individual package ball and at least one interconnect lead that extends away from the module to provide external circuit connectivity to package leads. Preferably, the lead carriers are formed from custom flexible circuits commercially available from 3M™ or other manufacturers. These well known flexible circuits are typically comprised of one or more thin layers of conductive material that are die cut and drilled to form ground planes, signal traces, pads and apertures. The conductive layers are typically embedded in and between electrically-insulating, high-dielectric material such as polyamide, polyester or teflon which results in circuits that are flexible, have dense trace, and provide accurate impedance control. [0008]
[0009] The present invention utilizes standard manufactured packages to form the multi-package module. Such packages typically have ball irregularities or inconsistencies, particularly ball length and solder coating variations. These variations make automated assembly problematic since the tolerances necessary to accommodate variation in ball length and excess solder, for example, do not permit the packages to be assembled within the more stringent requirements for automated assembly of the module. According to one aspect of the present invention, the leads of the ball-grid-array packages are scythed prior to assembly or as an automated step during the assembly. Scything is a method where a hot razor knife skims off a layer from the distal end of all the leads of a ball-grid-array package, reducing random excess lead length and providing a uniform, closely tolerant lead length. The step of scything allows multiple packages to be added to the module prior to a final heating step where the solder for all the packages is flowed. This method also has the advantage of increasing the minimal tolerances for positioning of ball-grid-array package on the lead carrier. An alternative method that may also be used to compensate for excess solder from the leads is to provide channels formed in the walls or edges of each aperture of the lead carrier that receives the ball so the excess solder, when heated, flows into the channels A channel is a void area in a conductive element which merges into the void area of an aperture. An edge of the channel is in close proximity to the package leads and the void area extends away from the leads. Channels take advantage of the surface tension of molten solder which will pull molten solder away from leads to fill the channel. [0009]
[0010] Another object of the present invention is to provide an assembly which effectively dissipates heat generated during normal operation. Efficient thermal management increases the operational life of the module, and improves reliability by eliminating the effects of elevated temperature on the electrical characteristics of the integrated circuit and packaging. When packages are not stacked, heat from the embedded integrated circuits, generated through normal operation, is primarily dissipated by convection from the package's external surfaces to the surrounding air. When modules are formed by stacking packages, the buried packages have reduced surface area exposed to the air. The use of thermally conductive adhesive facilitates the transmission of heat between adjacent packages and is an effective method of taking advantage of the exposed surfaces for removing heat from buried packages. [0010]
[0011] In the module of the present invention, the package leads are thermally coupled to the lead carrier and provide a path for heat from the embedded integrated circuits. Thermally conductive adhesive also facilitates transfer of heat from packages to the lead carrier. [0011]
[0012] In applications where it is desirable to reduce the package and module height, or where package or module warping is a concern, each package may be constructed using any of the various techniques described in U.S. Pat. Nos. 5,369,056, 5,369,058 and 5,644,161, each of which is assigned to the common assignee of the present invention and incorporated herein by reference. These patents describe methods for constructing thin, durable packages and modules with enhanced heat dissipation characteristics and minimal warpage. [0012]
[0013] A common application of a stacked configuration is memory modules. Most of the leads of each package are electrically connected to corresponding leads of adjacent packages. A method is required to select the individual memory package being read, written or refreshed. One method is to provide a custom manufactured lead carrier for each package. A more cost-effective method is to use a common lead carrier design with extra package interconnect leads which is then modified by clipping off or no-connecting selected interconnect leads to make each lead carrier in a stacked configuration unique. Methods for connecting a unique bit of a data word per package and for uniquely addressing each package in a stacked configuration are described in U.S. Pat. Nos. 5,279,029 and 5,371,866, both which are assigned to the common assignee of the present invention and incorporated herein by reference. While the apparatus and methods of the present invention are described herein with reference to standard, single-size packages, it will be appreciated by those of ordinary skill in the art, that those methods and apparatus are equally applicable to multiple-die packages. [0013] BRIEF DESCRIPTION OF THE DRAWINGS
[0014] FIG. 1 is a cross-sectional view of two adjacent packages of a module of the present invention; [0014]
[0015] FIG. 2 is a top planar view of a typical lead carrier of the present invention; [0015]
[0016] FIG. 3[0016] a illustrates the preferred embodiment for an aperture for connection with a package lead of the present invention;
[0017] FIG. 3[0017] b illustrates an alternative embodiment of an aperture for connection with a package lead of the present invention;
[0018] FIG. 4 illustrates a horizontally stacked module of the present invention; [0018]
[0019] FIG. 5 illustrates a vertically stacked module of the present invention; [0019]
[0020] FIG. 6 illustrates an alternative embodiment of a horizontally stacked module of the present invention; and [0020]
[0021] FIG. 7 illustrates an alternative embodiment of horizontally stacked module of the present invention. [0021] DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
[0022] Other and further objects, features and advantages will be apparent from the following description of the preferred embodiments of the invention, given for the purpose of disclosure and taken in conjunction with the accompanying drawings. [0022]
[0023] The letter of a reference character containing numerics followed by a letter, either identifies the relative placement of the numeric reference within a stacked module or it identifies a specific embodiment. [0023]
[0024] Referring now to FIG. 1, a typical ball-grid-array package [0024] 50 is comprised of an integrated circuit 51 surrounded by an essentially rectangular solid resin casing 55. Package leads 52 extend from the bottom surface 54 of the casing in a two-dimensional grid pattern providing electrical and thermal coupling to one or more integrated circuit die 51 that are embedded within the protective casing. The external portion of each package lead 52 includes a coating of solder having a semi-spherical shape. Typically, the protective casing 55 completely surrounds the embedded die but, in some ball-grid-array packages 50, the protective casing 55 does not cover the inactive top surface 53 of the die. Near-chip scale packages 50 provide 1.0 mm center-to-center spacing between leads 52. Chip scale packaging such as MICRO_BGA™ have center-to-center lead spacing of 0.5 mm. Chip scale packaging offers excellent electrical characteristics including low capacitance and thermal design.
[0025] FIGS. 4 through 7 show various specific embodiments of stacked module M of the present invention. The letter M designates the module M formed of a plurality of ball-grid-array packages [0025] 50. Typically, the packages 50 are aligned as shown in FIGS. 4, 5 and 7 where the bottom surfaces 54 of each package 50 are facing the same direction. Alternately, the packages 50 may be aligned where one or more of the packages 50 are inverted in relation to the other packages 50 as shown in FIG. 6. In this embodiment, the top package 50 d is inverted with respect to the bottom package 50 e; the top surface 53 of the top package 50 d is in substantially full contact with the adhesive 70 on the top surface 53 of the lower package 50 e.
[0026] A typical application of one aspect of the present invention is shown in FIG. 1 which illustrates a partial cross-section of any two adjacent packages [0026] 50 that comprise a module M. The internals of package 50 b are not shown for simplicity. FIG. 1 shows two packages 50 a and 50 b mounted on opposite sides of a lead carrier 60 comprised of a single thin copper plane. Interconnect leads 64 extend away from the module M to provide external circuit connectivity to package leads 52 of the top package 50 a. External connectivity may be provided in different configurations as described in detail below with reference to FIGS. 4-7. A typical layout of a single plane lead carrier 60 is shown in FIG. 2. The lead carrier 60 is made to be flexible for increased reliability and ease of assembly. A lead carrier 60 can be comprised of elongated conductive elements 65 formed from a thermally and electrically conductive thin planer material such as beryllium copper alloy C3 having a thickness of about 3 mils. Each conductive element 65 is defined to include a trace, interconnect pad, via and any other conductive feature of the lead carrier that are electrically coupled. Other preferred alloys for the lead-carrier-conductive elements 62 are full hard or hard copper alloys (110 or 197) or olin copper alloy 1094. Preferably, the lead carrier 60 is formed from custom flexible circuits from 3M™ and other manufacturers. These well known flexible circuits are typically comprised of one or more thin (1.4 mils thick) layers of conductive material that are die cut and drilled to form apertures 66, ground planes and conductive elements 65 which include traces, mounting pads and leads. The conductive layers typically are flanked by a thin (typically 1 to 11 mill thick) layer of electrically-insulating, high-dielectric materials such at polyamide, polyester or teflon which results in circuit composites that are flexible. The material and thickness of individual layers that comprise the lead carriers 60 as well as spacing between conductive elements 65 and the width of conductive elements 65 can be precisely controlled to provide a accurate and consistent impedance control in select conductive elements 65. Lead carriers 60 formed from custom flexible-circuits can have vias for connecting traces 65 located on different planes and conductive pads (or leads), with solder coating having footprints that are compatible with standards for ball-grid array packages 50 for electrical and mechanical coupling to a printed wiring board 80.
[0027] Typically, each conductive element [0027] 65 in a lead carrier 60 has at least one aperture 66, adapted to receive an individual package lead 52 and at least one interconnect portion 64 that extends away from the module to provide an external point of electrical connection to package leads 52. Interconnect portions 64 preferably have a spring-like resiliency for increased reliability. Apertures 66 have about the same diameter as a package lead 52 allowing each package lead 52 to extend through the aperture 66 and for the lead carrier 60 to have substantial contact with the bottom surface 54 of a package 50. The application of heat (about 175 degrees centigrade) that is sufficient to cause the solder comprising the package leads 52 to flow will cause the solder to adhere to a thin area of a conductive element 65 on the surface of the lead carrier 60 facing away from the package 50 that surrounds each aperture 66 to form flange 55 that provides excellent electrical and mechanical coupling between package leads 52 and the lead carrier 60. FIG. 3a illustrates the preferred semi-circle shape 66 a for the aperture 66 where the conductive element 65 partially surrounds the package ball 52. The semicircle shape 66 a, as opposed to a full-circle shape, enables an increased space for routing the conductive elements 65 of the lead carrier 60.
[0028] The present invention utilizes standard manufactured packages [0028] 50 to form the multi-package module M. Such packages 50 typically have package lead 52 irregularities or inconsistencies, particularly, lead length and solder coating variations. These variations make automated assembly problematic since the tolerances necessary to accommodate variation in lead 52 length, for example, do not permit the packages 50 to be assembled within the more stringent requirements for automated assembly of the module M. The package leads 52 typically have excess solder that can cause electrical shorts between package leads 52. According to one aspect of the present invention, the leads 52 of the ball-grid-array packages 50 are scythed prior to assembly or as an automated step during the assembly after the lead carrier 60 is attached. Scything is the preferred method of reducing the length by which package leads 52 extend from the package 50. Scything is a method where a hot razor knife skims off the distal portion of all package leads 52.
[0029] Referring again to FIG. 1, lead carriers [0029] 60 are adhered to adjacent packages 50 with a thermally conductive but electrical-insulating adhesive 70. The adhesive 70 may be epoxy, such as Rogers Corp. R/flex 8970 which is B-staged phenolic butyryl epoxy, that may be laminated at a temperature of 130 degrees centigrade and cured at a temperature of about 175 degrees centigrade. The preferred method is to use a 2 mil thick sandwich of polyamide film 70, such as Kapton™ which includes a 0.5 mil thick layer of adhesive on both sides (a three-layer system). A thermally conductive filled adhesive 70 may be used to enhance the transfer of heat between adjacent packages 50, and between the packages 50 and carrier 60.
[0030] Referring now to FIG. 4, a horizontally oriented embodiment of the present invention is illustrated. Typically, a module M is preassembled and then attached to a PWB [0030] 80 or other circuit carrying substrate. Alternately, the preassembled module M may be inserted into an integrated circuit socket.
[0031] In FIG. 4, a plurality of integrated circuit packages [0031] 50, each with an attached lead carrier 65, are stacked in a horizontally-oriented module M. In this configuration, each lead carrier 65 has an external interconnect portion 64 which extends from both sides of the module M to provide interconnection to an electrically and thermally conductive external interconnect structure 40. Structure 40 provides mechanical rigidity to the module M and is adhered to the upper surface 41 of the uppermost package 50. Structure 40 also includes circuit board interconnection portions 43 which may be formed for industry-standard socketability with an electrical socket carried in circuit board substrate 80.
[0032] A vertically-oriented configuration of module M is illustrated in FIG. 5. In this embodiment, lead carriers [0032] 60 are formed with external interconnect portions 64 all extending to one side which requires the conductive elements 65 to be more densely spaced. In this embodiment, external interconnect portions 64 are spaced in row and column configuration for socketing or soldering to circuit connections on circuit board substrate 80.
[0033] Another embodiment of module M is illustrated with reference to FIG. 6. In this embodiment, module M is formed in a two-high stack comprised of packages [0033] 50 e and 50 d. In this embodiment, package 50 e has its package leads 52 mounted directly to corresponding array of external circuit connect pads carried in substrate 80. Upper package 50 d is inverted with respect to package 50 e and mounted to package 50 d with thermally conductive adhesive layer 70. Surface 54 of package 50 d includes package leads 52. A lead carrier 60, formed as described above, is adhered to surface 54 of package 50 d with thermally conductive adhesive 70 External circuit interconnect portions 64 provide electrical connectivity for upper package 50 d to circuit connection pads carried in substrate 80.
[0034] Referring now to FIG. 7, module M is shown in an alternative three-high configuration comprised of individual packages [0034] 50 a, 50 b and 50 c. A lead carrier 60 is adhered to the package lead surface 54 of each package. For clarity, package leads 52 are not shown as to packages 50 a and 50 b. Lead carriers 60 for packages 50 a and 50 b include external circuit connect portions 64 b which are formed to nest together to provide mechanical rigidity and electrical and thermal conductivity for the module M. Lower package 50 c has lead carrier 60 c adhered to its lower surface 54 in the manner described above with thermally conductivity, electrically insulating adhesive. In this embodiment, circuit connection portions 64 a of lead carrier 60 c are selectively interconnected to connection portions 64 b. Package leads 52 of lower package 50 c are connected to external circuit connections carried in substrate 80 in a standard ball-grid-array pattern.
[0035] According to one specific method of the present invention, a method for manufacture a module M involves the following steps: (1) mounting an adhesive [0035] 70 a to the bottom surface 56 of a package 50; (2) aligning and mounting a lead carrier 60 to the adhesive 70 wherein apertures 66 receive the package leads 52; (3) scything of the distal end of all package leads 52; (4) applying heat (about 175 degrees centigrade) to cure adhesive 70 and flow the package lead 52 solder coating; (5) mounting a second thin layer of adhesive 70 b to the lead carrier 60; and (6) mounting another package 50 to the adhesive 70 b, wherein the top surface 56 of the package 50 has substantial contact with the adhesive. Steps 1 though 6 are repeated for each package 50 added to the module, except steps 5 and 6 are not repeated for the last package 50. For reliability and remanufacturability, it may be desirable to test each package 50 as it is added to the module M.
[0036] The preferred method replaces the steps of applying adhesive [0036] 70 a and 70 b with the preliminary step of applying double-sided adhesive tape 70 to both upper and lower surfaces of each lead carrier 60 prior to assembly. The step of applying heat to cause solder 53 to flow and to cure adhesive 66 after each step of mounting a package 50 is eliminated if the leads 52 of the package 50 are reduced in height prior to assembly and a thin area of the second layer of adhesive 70 b around each aperture 66 is left void to allow the package leads 52 to form a flange when heat is applied. The module M may be assembled using a suitably formed manufacturing jig provided to hold individual packages 50 in alignment as they are stacked together with interspaced lead carriers 60 and adhesive carrying tape 70. In this embodiment, the entire module M may be preassembled and a single heating event applied to flow the solder and cure the adhesive 70 as pressure is exerted on the module M to compress the layers.
[0037] Referring now to FIG. 3[0037] b, an alternative embodiment which compensates for excess solder steps utilizes channels 66 c formed in each aperture 66 b. FIG. 3b illustrates one shape of an aperture 66 b with multiple channels 66 c. A channel 66 c is a void area in a conductive element 65 which merges into the void area of an aperture 66. When a package lead 52 is inserted into the aperture 66 b, an edge of each channel 66 c is in close proximity to the package leads 52. The void area of the channel 66 c extends away from the ball 52. When heat is applied such that the solder coating the package leads 52 becomes molten, excess solder is pulled by the inherent surface tension of molten solder to fill the voided area.
[0038] Communication between individual integrated circuits embedded within packages [0038] 50 and signals external to the modules are provided by various methods for implementing an external structure. Methods and apparatus of such structures are described in U.S. Pat. Nos. 5,279,029 and 5,367,766. Alternatively, the external structure 40 may be formed integral to the leads 64 extending from the lead carrier 61 as shown in FIGS. 6 and 7. In the embodiment shown in FIG. 7, the leads 64 b are formed such to electrically and thermally connect directly to selected adjacent leads 64 b. Leads 64 may be formed with a substrate mounting portion 65 that may have a standard “gull-wing,” “J-lead” shape.
[0039] The foregoing disclosure and description of the invention are illustrative and explanatory of the preferred embodiments. Changes in the size, shape, materials and individual components used, elements, connections and construction may be made without departing from the spirit of the invention. [0039]

权利要求:
Claims (41)
[1" id="US-20010005042-A1-CLM-00001] 1. A method of manufacture of a high density, integrated circuit module of the type including surface mount integrated circuit packages, comprising the steps of:
(a) providing a plurality of integrated circuit packages wherein each said package has a bottom surface and a top surface, and wherein a plurality of package leads extend from each said bottom surface;
(b) providing one or more lead carriers, wherein each said lead carrier is comprised of a plurality of electrically and thermally conductive elements, each of said conductive elements being formed having a lead connection portion adapted to receive one of said package leads, and an interconnect portion that provides an external-to-module point of electrical connection to one of said package leads;
(c) mounting one of said lead carriers to said bottom surface of one of said packages, wherein select ones of said mounted package leads are received by select ones of said lead connection portions; and
(d) mounting another one of said packages to said lead carrier of step c, forming a multiple package module.
[2" id="US-20010005042-A1-CLM-00002] 2. The method of
claim 1 for manufacture of an integrated circuit module, wherein each said conductive element of said lead carriers is formed having an aperture adapted to receive one of said leads.
[3" id="US-20010005042-A1-CLM-00003] 3. The method of
claim 1 for manufacture of an integrated circuit module, wherein each said package lead is comprised of solder and further comprising the step of:
(a) applying heat, wherein said solder becomes molten and each respective said package lead is electrically coupled to an associated said conductive element that provides an external-to-module point of electrical connection to a package lead.
[4" id="US-20010005042-A1-CLM-00004] 4. The method of
claim 3 for manufacture of an integrated circuit module, further comprising the step of:
(a) repeating in order steps (c) and (d) of
claim 1 , and step (a) of
claim 3 for each additional package provided in step (a) of
claim 1 , wherein the package of the previous step (d) becomes the package of step (c).
[5" id="US-20010005042-A1-CLM-00005] 5. The method of
claim 3 for manufacture of an integrated circuit module, further comprising prior to step (a) of
claim 3 , the step of:
(a) repeating in order steps (c) and (d) of
claim 1 for each additional package provided in step (a) of
claim 1 , wherein the package of the previous step (d) becomes the package of step (c).
[6" id="US-20010005042-A1-CLM-00006] 6. The method of
claim 2 for manufacture of an integrated circuit module, further comprising prior to step (d) of
claim 1 the step of:
(a) reducing the length of all said package leads by removing part of the distal end of each said package lead.
[7" id="US-20010005042-A1-CLM-00007] 7. The method of
claim 6 for manufacture of an integrated circuit module, wherein the method of reducing length of said package leads is by scything.
[8" id="US-20010005042-A1-CLM-00008] 8. The method of
claim 2 for manufacture of an integrated circuit module, wherein said apertures are formed with a channel adapted to fill with excess solder when said heat is applied.
[9" id="US-20010005042-A1-CLM-00009] 9. The method of
claim 2 for manufacture of an integrated circuit module, wherein each said aperture is formed to have a semi-circular shape.
[10" id="US-20010005042-A1-CLM-00010] 10. The method of
claim 1 , wherein the methods of mounting include the use of adhesive.
[11" id="US-20010005042-A1-CLM-00011] 11. The method of
claim 10 , wherein said adhesive is silicon adhesive tape.
[12" id="US-20010005042-A1-CLM-00012] 12. The method of
claim 10 , wherein said adhesive is thermally conductive.
[13" id="US-20010005042-A1-CLM-00013] 13. The method of
claim 10 , wherein said adhesive is B-staged adhesive.
[14" id="US-20010005042-A1-CLM-00014] 14. The method of
claim 1 , wherein one of said lead carrier includes a substrate mounting portion, and further comprising the steps of:
(a) providing a substrate adapted to receive said substrate mounting portions; and
(b) mounting said stacked multiple package module to said substrate.
[15" id="US-20010005042-A1-CLM-00015] 15. The method of
claim 14 , wherein said substrate has conductive pads, and wherein said substrate mounting portion has a plurality of solder coated leads adapted to electrically connect with said substrate conductive pads.
[16" id="US-20010005042-A1-CLM-00016] 16. The method of
claim 1 , wherein said lead carrier is formed to have a plurality of thin layers of conductive material cut to form electrically isolated conductive elements, and wherein said plurality of thin layers of conductive material are separated by thin layers of dielectric material.
[17" id="US-20010005042-A1-CLM-00017] 17. The method of
claim 16 , wherein the material, the thickness of said layers, the spacing between said conductive elements, and the geometry of said lead carriers are selected to obtain a desired impedance in select said conductive elements.
[18" id="US-20010005042-A1-CLM-00018] 18. The method of
claim 1 , further comprising the steps of:
(a) mounting one or more external structures having one or more electrically and thermally conductive structure elements, wherein each said conductive structure element is adapted to be received by one of said interconnect portions; and
(b) electrically and thermally connecting select ones of said conductive structure elements to select ones of said interconnect portions.
[19" id="US-20010005042-A1-CLM-00019] 19. The method of
claim 1 , wherein at least one of said interconnect portions is adapted to connect to said interconnect portion of an adjacent lead carrier, and further comprising the steps of:
(a) electrically coupling select said interconnect portions to select interconnect portions of said adjacent lead carriers.
[20" id="US-20010005042-A1-CLM-00020] 20. The method of
claim 1 , wherein a first of said lead carriers is dissimilar to a second of said lead carriers, wherein one said interconnect portions of said first lead carrier and the corresponding interconnect portions of said second lead carrier do not electrically connect to corresponding said package leads.
[21" id="US-20010005042-A1-CLM-00021] 21. The method of
claim 1 , further comprising prior to step c the step of:
(a) rendering electrically inactive a selected one of said interconnect portions by opening the electrical signal path in select one of said conductive elements.
[22" id="US-20010005042-A1-CLM-00022] 22. The method of
claim 1 , wherein a select one of said interconnect portions of one of said lead carriers is removed.
[23" id="US-20010005042-A1-CLM-00023] 23. The method of
claim 20 , wherein said lead carriers provide a unique address for each said package.
[24" id="US-20010005042-A1-CLM-00024] 24. The method of
claim 20 , wherein said lead carriers provides a unique, data word bit position for each said package.
[25" id="US-20010005042-A1-CLM-00025] 25. A method of manufacture of a high density, integrated circuit module, of the type including surface mount integrated circuit packages, comprising the steps of:
(a) providing a first and a second integrated circuit package, wherein each said package has a bottom surface and a top surface, wherein a plurality of package leads extend from each said bottom surface;
(b) providing at least one lead carrier, wherein said lead carrier is comprised of a plurality of electrically and thermally conductive elements, each of said conductive elements is formed having a package lead connection portion adapted to receive one of said package leads and an interconnect portion that provides an external-to-module point of electrical connection to one of said package leads;
(c) mounting said second package to said surface of said first package, wherein said top surface of said second package is orientated in the direction of said first package; and
(d) mounting said lead carrier to the bottom surface of said second package, wherein said package leads of said second package are received by select ones of said package lead connection portions forming a stacked, multiple package module.
[26" id="US-20010005042-A1-CLM-00026] 26. The method of
claim 25 for manufacture of an integrated circuit module wherein each said lead connection portion is formed having an aperture adapted to receive one of said package leads.
[27" id="US-20010005042-A1-CLM-00027] 27. The method of
claim 25 , wherein the methods of mounting include the use of adhesive.
[28" id="US-20010005042-A1-CLM-00028] 28. The method of
claim 25 , wherein at least one of said interconnect portions includes a substrate mounting portion, and further comprising the steps of:
(a) providing a substrate adapted to receive said substrate mounting portions; and
(b) mounting said stacked multiple package module.
[29" id="US-20010005042-A1-CLM-00029] 29. A high density, integrated circuit module of the type including a surface mount integrated circuit packages comprising:
a plurality of an integrated circuit packages, wherein each said package has a bottom surface and a top surface and, wherein a plurality of package leads extend from said bottom surface;
a lead carrier comprised of a plurality of electrically and thermally conductive elements, wherein each of said conductive elements is formed having a lead connection portion adapted to receive one of said package leads, and an interconnect portion that provides an external-to-module point of electrical connection to one of said package leads; and
said packages and said lead carrier are aligned and stacked on the other to form a module, wherein two adjacent of said packages flank one of said lead carriers, wherein select ones of said package leads of one of said adjacent packages are received by select ones of said lead connect portions of said lead carrier.
[30" id="US-20010005042-A1-CLM-00030] 30. The integrated circuit module of
claim 29 , wherein each said lead connection portion is formed having an aperture adapted to receive one of said package leads.
[31" id="US-20010005042-A1-CLM-00031] 31. The integrated circuit module of
claim 30 , wherein each said aperture is formed to have a semi-circular shape.
[32" id="US-20010005042-A1-CLM-00032] 32. The integrated circuit module of
claim 30 , wherein each said aperture is formed to include peripheral channels adapted to fill with excess molten solder.
[33" id="US-20010005042-A1-CLM-00033] 33. The integrated circuit module of
claim 29 , further comprising a first and second adhesive layer, wherein said first adhesive layer is located between said lead carrier and one of said adjacent packages, and the said second adhesive layer is located between said lead carrier and the other of said adjacent packages.
[34" id="US-20010005042-A1-CLM-00034] 34. The integrated circuit module of
claim 33 , wherein said adhesive is thermally conductive.
[35" id="US-20010005042-A1-CLM-00035] 35. The integrated circuit module of
claim 29 , further comprising:
a substrate-mounting portion formed integral to the distal end of one said interconnect portion; and
a substrate attached to said substrate-mounting portions.
[36" id="US-20010005042-A1-CLM-00036] 36. The integrated circuit module of
claim 29 , further comprised of:
one or more electrically and thermally conductive external structures each having a substrate mounting portion; and
wherein select ones of said external structures are electrically and thermally coupled to select ones of said interconnect portions.
[37" id="US-20010005042-A1-CLM-00037] 37. The integrated circuit module of
claim 29 , wherein a first of said lead carriers of said multiple package module is dissimilar to a second of said lead carriers of said multiple package module, wherein one of said interconnect leads of said first lead carrier and the corresponding interconnect portions of said second lead carrier do not electrically connect to corresponding said package leads.
[38" id="US-20010005042-A1-CLM-00038] 38. The integrated circuit module of
claim 30 , wherein a select one of said interconnect portions is rendered electrically inactive by opening the electrical signal path in select one of said conductive elements.
[39" id="US-20010005042-A1-CLM-00039] 39. The integrated circuit module of
claim 30 , wherein a select one of said interconnect portions is removed.
[40" id="US-20010005042-A1-CLM-00040] 40. The integrated circuit module of
claim 38 , wherein said lead carriers provide a unique address for each said package.
[41" id="US-20010005042-A1-CLM-00041] 41. The integrated circuit module of
claim 38 , wherein said lead carriers provide a unique data word bit position for each said package.

类似技术:

公开号 | 公开日 | 专利标题

US6205654B1|2001-03-27|Method of manufacturing a surface mount package

US20050139980A1|2005-06-30|High density integrated circuit module

US5279029A|1994-01-18|Ultra high density integrated circuit packages method

US5099309A|1992-03-24|Three-dimensional memory card structure with internal direct chip attachment

US5343366A|1994-08-30|Packages for stacked integrated circuit chip cubes

US6492718B2|2002-12-10|Stacked semiconductor device and semiconductor system

US5280192A|1994-01-18|Three-dimensional memory card structure with internal direct chip attachment

US5620928A|1997-04-15|Ultra thin ball grid array using a flex tape or printed wiring board substrate and method

US5375041A|1994-12-20|Ra-tab array bump tab tape based I.C. package

JP3110922B2|2000-11-20|Multi-chip module

US6002177A|1999-12-14|High density integrated circuit packaging with chip stacking and via interconnections

US5943213A|1999-08-24|Three-dimensional electronic module

EP1327265B1|2009-04-01|Electronic module having canopy-type carriers

US4459607A|1984-07-10|Tape automated wire bonded integrated circuit chip assembly

US3952231A|1976-04-20|Functional package for complex electronic systems with polymer-metal laminates and thermal transposer

CN1113410C|2003-07-02|Thermally and electrically enhanced plastic pin grid array | package

JPH07106509A|1995-04-21|Multilayer structure semiconductor device

US6057594A|2000-05-02|High power dissipating tape ball grid array package

KR100276858B1|2001-01-15|Electronic package with enhanced pad design

JPH05343602A|1993-12-24|High density mounted semiconductor device and semiconductor module using the same

KR19980034126A|1998-08-05|Lead frame with heat sink with ground coining

同族专利:

公开号 | 公开日

US6919626B2|2005-07-19|

US6205654B1|2001-03-27|

引用文献:

公开号 | 申请日 | 公开日 | 申请人 | 专利标题

US3313986A|1959-05-06|1967-04-11|Texas Instruments Inc|Interconnecting miniature circuit modules|

US3246386A|1962-01-26|1966-04-19|Corning Glass Works|Electrical connected component and method|

US3315949A|1965-10-22|1967-04-25|Bendix Corp|Automatic choke|

US3436604A|1966-04-25|1969-04-01|Texas Instruments Inc|Complex integrated circuit array and method for fabricating same|

US3377516A|1966-08-04|1968-04-09|Hughes Aircraft Co|Cordwood package with removable plugs|

US3713893A|1969-11-20|1973-01-30|Gould Inc|Integrated solar cell array|

US3671812A|1970-07-01|1972-06-20|Martin Marietta Corp|High density packaging of electronic components in three-dimensional modules|

US3739462A|1971-01-06|1973-06-19|Texas Instruments Inc|Method for encapsulating discrete semiconductor chips|

US3727064A|1971-03-17|1973-04-10|Monsanto Co|Opto-isolator devices and method for the fabrication thereof|

US4017963A|1973-02-26|1977-04-19|Signetics Corporation|Semiconductor assembly and method|

US3949274A|1974-05-30|1976-04-06|International Business Machines Corporation|Packaging and interconnection for superconductive circuitry|

US3959579A|1974-08-19|1976-05-25|International Business Machines Corporation|Apertured semi-conductor device mounted on a substrate|

US4158745A|1977-10-27|1979-06-19|Amp Incorporated|Lead frame having integral terminal tabs|

US4139726A|1978-01-16|1979-02-13|Allen-Bradley Company|Packaged microcircuit and method for assembly thereof|

US4321418A|1979-05-08|1982-03-23|Saint Gobain Vitrage|Process for manufacture of solar photocell panels and panels obtained thereby|

US4379259A|1980-03-12|1983-04-05|National Semiconductor Corporation|Process of performing burn-in and parallel functional testing of integrated circuit memories in an environmental chamber|

US4371912A|1980-10-01|1983-02-01|Motorola, Inc.|Method of mounting interrelated components|

US4331258A|1981-03-05|1982-05-25|Raychem Corporation|Sealing cover for an hermetically sealed container|

US4451973A|1981-04-28|1984-06-05|Matsushita Electronics Corporation|Method for manufacturing a plastic encapsulated semiconductor device and a lead frame therefor|

US4437236A|1982-01-25|1984-03-20|E. I. Du Pont De Nemours And Company|Solder bonding process|

US4571663A|1982-06-19|1986-02-18|Ferranti Plc|Electrical circuit assemblies|

US4638348A|1982-08-10|1987-01-20|Brown David F|Semiconductor chip carrier|

US4633573A|1982-10-12|1987-01-06|Aegis, Inc.|Microcircuit package and sealing method|

US4521828A|1982-12-23|1985-06-04|At&T Technologies, Inc.|Component module for piggyback mounting on a circuit package having dual-in-line leads|

US4574331A|1983-05-31|1986-03-04|Trw Inc.|Multi-element circuit construction|

US4642735A|1984-02-27|1987-02-10|General Electric Company|Frequency synthesizer module|

US4722060A|1984-03-22|1988-01-26|Thomson Components-Mostek Corporation|Integrated-circuit leadframe adapted for a simultaneous bonding operation|

US4587596A|1984-04-09|1986-05-06|Amp Incorporated|High density mother/daughter circuit board connector|

US4638406A|1984-10-04|1987-01-20|Motorola, Inc.|Discrete component mounting assembly|

US4733461A|1984-12-28|1988-03-29|Micro Co., Ltd.|Method of stacking printed circuit boards|

US4821148A|1985-06-14|1989-04-11|Hitachi, Ltd.|Resin packaged semiconductor device having a protective layer made of a metal-organic matter compound|

US4823234A|1985-08-16|1989-04-18|Dai-Ichi Seiko Co., Ltd.|Semiconductor device and its manufacture|

US4722691A|1986-02-03|1988-02-02|General Motors Corporation|Header assembly for a printed circuit board|

US4839717A|1986-12-19|1989-06-13|Fairchild Semiconductor Corporation|Ceramic package for high frequency semiconductor devices|

US4829403A|1987-01-20|1989-05-09|Harding Ade Yemi S K|Packaging arrangement for energy dissipating devices|

US4821007A|1987-02-06|1989-04-11|Tektronix, Inc.|Strip line circuit component and method of manufacture|

US4796078A|1987-06-15|1989-01-03|International Business Machines Corporation|Peripheral/area wire bonding technique|

US5016138A|1987-10-27|1991-05-14|Woodman John K|Three dimensional integrated circuit package|

US4983533A|1987-10-28|1991-01-08|Irvine Sensors Corporation|High-density electronic modules - process and product|

US4924352A|1987-12-22|1990-05-08|Societe Anonyme Dite: Alcatel Cit|Method and device for cooling an integrated circuit package|

US5198888A|1987-12-28|1993-03-30|Hitachi, Ltd.|Semiconductor stacked device|

US4833568A|1988-01-29|1989-05-23|Berhold G Mark|Three-dimensional circuit component assembly and method corresponding thereto|

US4841355A|1988-02-10|1989-06-20|Amdahl Corporation|Three-dimensional microelectronic package for semiconductor chips|

US4891789A|1988-03-03|1990-01-02|Bull Hn Information Systems, Inc.|Surface mounted multilayer memory printed circuit board|

US4994411A|1988-03-10|1991-02-19|Hitachi, Ltd.|Process of producing semiconductor device|

US5001545A|1988-09-09|1991-03-19|Motorola, Inc.|Formed top contact for non-flat semiconductor devices|

US4911643A|1988-10-11|1990-03-27|Beta Phase, Inc.|High density and high signal integrity connector|

US4996583A|1989-02-15|1991-02-26|Matsushita Electric Industrial Co., Ltd.|Stack type semiconductor package|

US5101324A|1989-03-02|1992-03-31|Seiko Epson Corporation|Structure, method of, and apparatus for mounting semiconductor devices|

US5025307A|1989-03-30|1991-06-18|Mitsubishi Denki Kabushiki Kaisha|Modular semiconductor device|

US5108553A|1989-04-04|1992-04-28|Olin Corporation|G-tab manufacturing process and the product produced thereby|

US4996587A|1989-04-10|1991-02-26|International Business Machines Corporation|Integrated semiconductor chip package|

US5104820A|1989-07-07|1992-04-14|Irvine Sensors Corporation|Method of fabricating electronic circuitry unit containing stacked IC layers having lead rerouting|

US5200362A|1989-09-06|1993-04-06|Motorola, Inc.|Method of attaching conductive traces to an encapsulated semiconductor die using a removable transfer film|

US5012323A|1989-11-20|1991-04-30|Micron Technology, Inc.|Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe|

US5311060A|1989-12-19|1994-05-10|Lsi Logic Corporation|Heat sink for semiconductor device assembly|

US5014113A|1989-12-27|1991-05-07|Motorola, Inc.|Multiple layer lead frame|

US4997517A|1990-01-09|1991-03-05|Olin Corporation|Multi-metal layer interconnect tape for tape automated bonding|

US6168970B1|1990-08-01|2001-01-02|Staktek Group L.P.|Ultra high density integrated circuit packages|

US5420751A|1990-08-01|1995-05-30|Staktek Corporation|Ultra high density modular integrated circuit package|

US6049123A|1990-08-01|2000-04-11|Staktek Corporation|Ultra high density integrated circuit packages|

US5279029A|1990-08-01|1994-01-18|Staktek Corporation|Ultra high density integrated circuit packages method|

US5499160A|1990-08-01|1996-03-12|Staktek Corporation|High density integrated circuit module with snap-on rail assemblies|

US5107328A|1991-02-13|1992-04-21|Micron Technology, Inc.|Packaging means for a semiconductor die having particular shelf structure|

US5394010A|1991-03-13|1995-02-28|Kabushiki Kaisha Toshiba|Semiconductor assembly having laminated semiconductor devices|

US5099393A|1991-03-25|1992-03-24|International Business Machines Corporation|Electronic package for high density applications|

US5086018A|1991-05-02|1992-02-04|International Business Machines Corporation|Method of making a planarized thin film covered wire bonded semiconductor package|

US5307929A|1991-06-19|1994-05-03|North American Specialties Corporation|Lead arrangement for integrated circuits and method of assembly|

US5214307A|1991-07-08|1993-05-25|Micron Technology, Inc.|Lead frame for semiconductor devices having improved adhesive bond line control|

US5311401A|1991-07-09|1994-05-10|Hughes Aircraft Company|Stacked chip assembly and manufacturing method therefor|

US5281852A|1991-12-10|1994-01-25|Normington Peter J C|Semiconductor device including stacked die|

US5397916A|1991-12-10|1995-03-14|Normington; Peter J. C.|Semiconductor device including stacked die|

US5313096A|1992-03-16|1994-05-17|Dense-Pac Microsystems, Inc.|IC chip package having chip attached to and wire bonded within an overlying substrate|

US5279991A|1992-05-15|1994-01-18|Irvine Sensors Corporation|Method for fabricating stacks of IC chips by segmenting a larger stack|

US5723903A|1992-05-25|1998-03-03|Hitachi, Ltd.|Thin type semiconductor device, module structure using the device and method of mounting the device on board|

US5313097A|1992-11-16|1994-05-17|International Business Machines, Corp.|High density memory module|

US6205654B1|1992-12-11|2001-03-27|Staktek Group L.P.|Method of manufacturing a surface mount package|

US5631193A|1992-12-11|1997-05-20|Staktek Corporation|High density lead-on-package fabrication method|

US5484959A|1992-12-11|1996-01-16|Staktek Corporation|High density lead-on-package fabrication method and apparatus|

US5895232A|1993-03-29|1999-04-20|Staktek Corporation|Three-dimensional warp-resistant integrated circuit module method and apparatus|

US6194247B1|1993-03-29|2001-02-27|Staktek Group L.P.|Warp-resistent ultra-thin integrated circuit package fabrication method|

US5864175A|1993-03-29|1999-01-26|Staktek Corporation|Wrap-resistant ultra-thin integrated circuit package fabrication method|

US5384689A|1993-12-20|1995-01-24|Shen; Ming-Tung|Integrated circuit chip including superimposed upper and lower printed circuit boards|

US5605592A|1994-03-07|1997-02-25|Staktek Corporation|Method of manufacturing a bus communication system for stacked high density integrated circuit packages|

US5493476A|1994-03-07|1996-02-20|Staktek Corporation|Bus communication system for stacked high density integrated circuit packages with bifurcated distal lead ends|

US5481133A|1994-03-21|1996-01-02|United Microelectronics Corporation|Three-dimensional multichip package|

US5592364A|1995-01-24|1997-01-07|Staktek Corporation|High density integrated circuit module with complex electrical interconnect rails|

US5615475A|1995-01-30|1997-04-01|Staktek Corporation|Method of manufacturing an integrated package having a pair of die on a common lead frame|

US5514907A|1995-03-21|1996-05-07|Simple Technology Incorporated|Apparatus for stacking semiconductor chips|

US5612570A|1995-04-13|1997-03-18|Dense-Pac Microsystems, Inc.|Chip stack and method of making same|

US6025642A|1995-08-17|2000-02-15|Staktek Corporation|Ultra high density integrated circuit packages|

US6178093B1|1996-06-28|2001-01-23|International Business Machines Corporation|Information handling system with circuit assembly having holes filled with filler material|

US6335565B1|1996-12-04|2002-01-01|Hitachi, Ltd.|Semiconductor device|

US6014316A|1997-06-13|2000-01-11|Irvine Sensors Corporation|IC stack utilizing BGA contacts|

US6028352A|1997-06-13|2000-02-22|Irvine Sensors Corporation|IC stack utilizing secondary leadframes|

US6028365A|1998-03-30|2000-02-22|Micron Technology, Inc.|Integrated circuit package and method of fabrication|

US6172874B1|1998-04-06|2001-01-09|Silicon Graphics, Inc.|System for stacking of integrated circuit packages|

US6187652B1|1998-09-14|2001-02-13|Fujitsu Limited|Method of fabrication of multiple-layer high density substrate|

US6376769B1|1999-05-18|2002-04-23|Amerasia International Technology, Inc.|High-density electronic package, and method for making same|US20040159954A1|2002-12-17|2004-08-19|Infineon Technologies Ag|Electronic device having a stack of semiconductor chips and method for the production thereof|US3290559A|1964-06-16|1966-12-06|Internat Energy Conversion Inc|Modular assembly for functional electronic blocks|

US3287606A|1964-12-16|1966-11-22|Sperry Rand Corp|Packaging device for readily receiving and removing electrical components having a plurality of connecting leads|

US3403300A|1966-09-01|1968-09-24|Magnavox Co|Electronic module|

US3535595A|1967-11-09|1970-10-20|Ferroxcube Corp|Universal cord-wood module|

US3515949A|1967-11-22|1970-06-02|Bunker Ramo|3-d flatpack module packaging technique|

US3614541A|1969-04-08|1971-10-19|North American Rockwell|Package for an electronic assembly|

US3772776A|1969-12-03|1973-11-20|Thomas & Betts Corp|Method of interconnecting memory plane boards|

US3614546A|1970-01-07|1971-10-19|Rca Corp|Shielded semiconductor device|

US3746934A|1971-05-06|1973-07-17|Siemens Ag|Stack arrangement of semiconductor chips|

GB1423779A|1972-02-14|1976-02-04|Hewlett Packard Co|Photon isolators|

US4103318A|1977-05-06|1978-07-25|Ford Motor Company|Electronic multichip module|

US4116519A|1977-08-02|1978-09-26|Amp Incorporated|Electrical connections for chip carriers|

US4116518A|1977-08-31|1978-09-26|Ncr Corporation|Clip for paralleling packaged integrated circuit chips|

GB1553065A|1978-01-28|1979-09-19|Int Computers Ltd|Circuit structures including integrated circuits|

US4241493A|1978-12-22|1980-12-30|Andrulitis William B|Method of fabricating solar cell modules|

US4288841A|1979-09-20|1981-09-08|Bell Telephone Laboratories, Incorporated|Double cavity semiconductor chip carrier|

JPS6355213B2|1980-07-31|1988-11-01|Fujitsu Ltd||

US4364620A|1980-09-05|1982-12-21|Mostek Corporation|Socket for housing a plurality of integrated circuits|

US4398235A|1980-09-11|1983-08-09|General Motors Corporation|Vertical integrated circuit package integration|

US4437235A|1980-12-29|1984-03-20|Honeywell Information Systems Inc.|Integrated circuit package|

US4394712A|1981-03-18|1983-07-19|General Electric Company|Alignment-enhancing feed-through conductors for stackable silicon-on-sapphire wafers|

US4406508A|1981-07-02|1983-09-27|Thomas & Betts Corporation|Dual-in-line package assembly|

US4525921A|1981-07-13|1985-07-02|Irvine Sensors Corporation|High-density electronic processing package-structure and fabrication|

JPH0316785B2|1981-12-04|1991-03-06|Tokyo Shibaura Electric Co||

JPH0445981B2|1981-12-25|1992-07-28|Fujitsu Ltd||

US4761681A|1982-09-08|1988-08-02|Texas Instruments Incorporated|Method for fabricating a semiconductor contact and interconnect structure using orientation dependent etching and thermomigration|

US4630172A|1983-03-09|1986-12-16|Printed Circuits International|Semiconductor chip carrier package with a heat sink|

US4770640A|1983-06-24|1988-09-13|Walter Howard F|Electrical interconnection device for integrated circuits|

US4712129A|1983-12-12|1987-12-08|Texas Instruments Incorporated|Integrated circuit device with textured bar cover|

KR890004820B1|1984-03-28|1989-11-27|인터내셔널 비지네스 머신즈 코포레이션|Stacked double density memory module using industry standard memory chips|

US4680617A|1984-05-23|1987-07-14|Ross Milton I|Encapsulated electronic circuit device, and method and apparatus for making same|

US4680172A|1985-03-05|1987-07-14|Ciba-Geigy Corporation|Devices and methods for treating memory impairment|

FR2580136B1|1985-04-05|1988-10-14|Radiotechnique Compelec||

US4862245A|1985-04-18|1989-08-29|International Business Machines Corporation|Package semiconductor chip|

US4631573A|1985-05-24|1986-12-23|Sundstrand Corporation|Cooled stack of electrically isolated semiconductors|

US5049527A|1985-06-25|1991-09-17|Hewlett-Packard Company|Optical isolator|

US4696525A|1985-12-13|1987-09-29|Amp Incorporated|Socket for stacking integrated circuit packages|

US4684975A|1985-12-16|1987-08-04|National Semiconductor Corporation|Molded semiconductor package having improved heat dissipation|

US4706166A|1986-04-25|1987-11-10|Irvine Sensors Corporation|High-density electronic modules--process and product|

US5031072A|1986-08-01|1991-07-09|Texas Instruments Incorporated|Baseboard for orthogonal chip mount|

US4763188A|1986-08-08|1988-08-09|Thomas Johnson|Packaging system for multiple semiconductor devices|

US4878106A|1986-12-02|1989-10-31|Anton Piller Gmbh & Co. Kg|Semiconductor circuit packages for use in high power applications and method of making the same|

US4764846A|1987-01-05|1988-08-16|Irvine Sensors Corporation|High density electronic package comprising stacked sub-modules|

US4855868A|1987-01-20|1989-08-08|Harding Ade Yemi S K|Preformed packaging arrangement for energy dissipating devices|

US4868712A|1987-02-04|1989-09-19|Woodman John K|Three dimensional integrated circuit package|

US4953005A|1987-04-17|1990-08-28|Xoc Devices, Inc.|Packaging system for stacking integrated circuits|

US4862249A|1987-04-17|1989-08-29|Xoc Devices, Inc.|Packaging system for stacking integrated circuits|

IT1214254B|1987-09-23|1990-01-10|Sgs Microelettonica S P A|SEMICONDUCTOR DEVICE IN PLASTIC OR CERAMIC CONTAINER WITH "CHIPS" FIXED ON BOTH SIDES OF THE CENTRAL ISLAND OF THE "FRAME".|

US4956694A|1988-11-04|1990-09-11|Dense-Pac Microsystems, Inc.|Integrated circuit chip stacking|

FR2645680B1|1989-04-07|1994-04-29|Thomson Microelectronics Sa Sg|ENCAPSULATION OF ELECTRONIC MODULES AND MANUFACTURING METHOD|

US4953060A|1989-05-05|1990-08-28|Ncr Corporation|Stackable integrated circuit chip package with improved heat removal|

US5057903A|1989-07-17|1991-10-15|Microelectronics And Computer Technology Corporation|Thermal heat sink encapsulated integrated circuit|

US4948645A|1989-08-01|1990-08-14|Rogers Corporation|Tape automated bonding and method of making the same|

JP2530056B2|1989-09-14|1996-09-04|株式会社東芝|Resin-sealed semiconductor device and manufacturing method thereof|

US5068708A|1989-10-02|1991-11-26|Advanced Micro Devices, Inc.|Ground plane for plastic encapsulated integrated circuit die packages|

US5041015A|1990-03-30|1991-08-20|Cal Flex, Inc.|Electrical jumper assembly|

US5065277A|1990-07-13|1991-11-12|Sun Microsystems, Inc.|Three dimensional packaging arrangement for computer systems and the like|

US5377077A|1990-08-01|1994-12-27|Staktek Corporation|Ultra high density integrated circuit packages method and apparatus|

US5367766A|1990-08-01|1994-11-29|Staktek Corporation|Ultra high density integrated circuit packages method|

US5138434A|1991-01-22|1992-08-11|Micron Technology, Inc.|Packaging for semiconductor logic devices|

US5151559A|1991-05-02|1992-09-29|International Business Machines Corporation|Planarized thin film surface covered wire bonded semiconductor package|

US5221642A|1991-08-15|1993-06-22|Staktek Corporation|Lead-on-chip integrated circuit fabrication method|

US5168926A|1991-09-25|1992-12-08|Intel Corporation|Heat sink design integrating interface material|

US5243133A|1992-02-18|1993-09-07|International Business Machines, Inc.|Ceramic chip carrier with lead frame or edge clip|

US5214845A|1992-05-11|1993-06-01|Micron Technology, Inc.|Method for producing high speed integrated circuits|

US5371866A|1992-06-01|1994-12-06|Staktek Corporation|Simulcast standard multichip memory addressing system|

US5273940A|1992-06-15|1993-12-28|Motorola, Inc.|Multiple chip package with thinned semiconductor chips|

US5236117A|1992-06-22|1993-08-17|Staktek Corporation|Impact solder method and apparatus|

US5588205A|1995-01-24|1996-12-31|Staktek Corporation|Method of manufacturing a high density integrated circuit module having complex electrical interconnect rails|

US5657537A|1995-05-30|1997-08-19|General Electric Company|Method for fabricating a stack of two dimensional circuit modules|

US5778522A|1996-05-20|1998-07-14|Staktek Corporation|Method of manufacturing a high density integrated circuit module with complex electrical interconnect rails having electrical interconnect strain relief|US5484959A|1992-12-11|1996-01-16|Staktek Corporation|High density lead-on-package fabrication method and apparatus|

US6205654B1|1992-12-11|2001-03-27|Staktek Group L.P.|Method of manufacturing a surface mount package|

US6404662B1|1998-03-23|2002-06-11|Staktek Group, L.P.|Rambus stakpak|

US6153929A|1998-08-21|2000-11-28|Micron Technology, Inc.|Low profile multi-IC package connector|

AU3581300A|1999-01-08|2000-07-24|Emisphere Technologies, Inc.|Polymeric delivery agents and delivery agent compounds|

US6572387B2|1999-09-24|2003-06-03|Staktek Group, L.P.|Flexible circuit connector for stacked chip module|

US6660561B2|2000-06-15|2003-12-09|Dpac Technologies Corp.|Method of assembling a stackable integrated circuit chip|

US6608763B1|2000-09-15|2003-08-19|Staktek Group L.P.|Stacking system and method|

DE10060438B4|2000-12-05|2004-09-09|Infineon Technologies Ag|Test arrangement for parallel testing of a plurality of integrated circuits and test methods|

US6462408B1|2001-03-27|2002-10-08|Staktek Group, L.P.|Contact member stacking system and method|

US6914324B2|2001-10-26|2005-07-05|Staktek Group L.P.|Memory expansion and chip scale stacking system and method|

US20040195666A1|2001-10-26|2004-10-07|Julian Partridge|Stacked module systems and methods|

US20030234443A1|2001-10-26|2003-12-25|Staktek Group, L.P.|Low profile stacking system and method|

US7026708B2|2001-10-26|2006-04-11|Staktek Group L.P.|Low profile chip scale stacking system and method|

US7371609B2|2001-10-26|2008-05-13|Staktek Group L.P.|Stacked module systems and methods|

US20050009234A1|2001-10-26|2005-01-13|Staktek Group, L.P.|Stacked module systems and methods for CSP packages|

US6956284B2|2001-10-26|2005-10-18|Staktek Group L.P.|Integrated circuit stacking system and method|

US7656678B2|2001-10-26|2010-02-02|Entorian Technologies, Lp|Stacked module systems|

US7053478B2|2001-10-26|2006-05-30|Staktek Group L.P.|Pitch change and chip scale stacking system|

US6940729B2|2001-10-26|2005-09-06|Staktek Group L.P.|Integrated circuit stacking system and method|

US6576992B1|2001-10-26|2003-06-10|Staktek Group L.P.|Chip scale stacking system and method|

US20060255446A1|2001-10-26|2006-11-16|Staktek Group, L.P.|Stacked modules and method|

US7202555B2|2001-10-26|2007-04-10|Staktek Group L.P.|Pitch change and chip scale stacking system and method|

US7081373B2|2001-12-14|2006-07-25|Staktek Group, L.P.|CSP chip stack with flex circuit|

US6731011B2|2002-02-19|2004-05-04|Matrix Semiconductor, Inc.|Memory module having interconnected and stacked integrated circuits|

US7049691B2|2002-10-08|2006-05-23|Chippac, Inc.|Semiconductor multi-package module having inverted second package and including additional die or stacked package on second package|

US7034387B2|2003-04-04|2006-04-25|Chippac, Inc.|Semiconductor multipackage module including processor and memory package assemblies|

US7542304B2|2003-09-15|2009-06-02|Entorian Technologies, Lp|Memory expansion and integrated circuit stacking system and method|

US20050056921A1|2003-09-15|2005-03-17|Staktek Group L.P.|Stacked module systems and methods|

US7191516B2|2003-07-16|2007-03-20|Maxwell Technologies, Inc.|Method for shielding integrated circuit devices|

US20060033187A1|2004-08-12|2006-02-16|Staktek Group, L.P.|Rugged CSP module system and method|

US20060043558A1|2004-09-01|2006-03-02|Staktek Group L.P.|Stacked integrated circuit cascade signaling system and method|

US7446410B2|2004-09-03|2008-11-04|Entorian Technologies, Lp|Circuit module with thermal casing systems|

US7423885B2|2004-09-03|2008-09-09|Entorian Technologies, Lp|Die module system|

US7468893B2|2004-09-03|2008-12-23|Entorian Technologies, Lp|Thin module system and method|

US7606040B2|2004-09-03|2009-10-20|Entorian Technologies, Lp|Memory module system and method|

US7606049B2|2004-09-03|2009-10-20|Entorian Technologies, Lp|Module thermal management system and method|

US7579687B2|2004-09-03|2009-08-25|Entorian Technologies, Lp|Circuit module turbulence enhancement systems and methods|

US7760513B2|2004-09-03|2010-07-20|Entorian Technologies Lp|Modified core for circuit module system and method|

US7324352B2|2004-09-03|2008-01-29|Staktek Group L.P.|High capacity thin module system and method|

US7606050B2|2004-09-03|2009-10-20|Entorian Technologies, Lp|Compact module system and method|

US7443023B2|2004-09-03|2008-10-28|Entorian Technologies, Lp|High capacity thin module system|

US20060053345A1|2004-09-03|2006-03-09|Staktek Group L.P.|Thin module system and method|

US20060050492A1|2004-09-03|2006-03-09|Staktek Group, L.P.|Thin module system and method|

US7522421B2|2004-09-03|2009-04-21|Entorian Technologies, Lp|Split core circuit module|

US7511968B2|2004-09-03|2009-03-31|Entorian Technologies, Lp|Buffered thin module system and method|

US20060049513A1|2004-09-03|2006-03-09|Staktek Group L.P.|Thin module system and method with thermal management|

US20060055024A1|2004-09-14|2006-03-16|Staktek Group, L.P.|Adapted leaded integrated circuit module|

US20060071316A1|2004-09-24|2006-04-06|Emory Garth|Three-dimensional stack manufacture for integrated circuit devices and method of manufacture|

US20060072297A1|2004-10-01|2006-04-06|Staktek Group L.P.|Circuit Module Access System and Method|

US20060118936A1|2004-12-03|2006-06-08|Staktek Group L.P.|Circuit module component mounting system and method|

US7309914B2|2005-01-20|2007-12-18|Staktek Group L.P.|Inverted CSP stacking system and method|

US20070164416A1|2006-01-17|2007-07-19|James Douglas Wehrly|Managed memory component|

US20060175693A1|2005-02-04|2006-08-10|Staktek Group, L.P.|Systems, methods, and apparatus for generating ball-out matrix configuration output for a flex circuit|

US20060244114A1|2005-04-28|2006-11-02|Staktek Group L.P.|Systems, methods, and apparatus for connecting a set of contacts on an integrated circuit to a flex circuit via a contact beam|

US20060250780A1|2005-05-06|2006-11-09|Staktek Group L.P.|System component interposer|

US20060261449A1|2005-05-18|2006-11-23|Staktek Group L.P.|Memory module system and method|

JP4508016B2|2005-07-07|2010-07-21|パナソニック株式会社|Component mounting method|

JP4386007B2|2005-07-07|2009-12-16|パナソニック株式会社|Component mounting apparatus and component mounting method|

US7576995B2|2005-11-04|2009-08-18|Entorian Technologies, Lp|Flex circuit apparatus and method for adding capacitance while conserving circuit board surface area|

US20070158821A1|2006-01-11|2007-07-12|Leland Szewerenko|Managed memory component|

US7608920B2|2006-01-11|2009-10-27|Entorian Technologies, Lp|Memory card and method for devising|

US7508058B2|2006-01-11|2009-03-24|Entorian Technologies, Lp|Stacked integrated circuit module|

WO2007086481A1|2006-01-25|2007-08-02|Nec Corporation|Electronic device package, module and electronic device|

US7511969B2|2006-02-02|2009-03-31|Entorian Technologies, Lp|Composite core circuit module system and method|

US7289327B2|2006-02-27|2007-10-30|Stakick Group L.P.|Active cooling methods and apparatus for modules|

US7470984B2|2006-03-23|2008-12-30|Intel Corporation|Perpendicularly oriented electrically active element method and system|

US20070262429A1|2006-05-15|2007-11-15|Staktek Group, L.P.|Perimeter stacking system and method|

US7888185B2|2006-08-17|2011-02-15|Micron Technology, Inc.|Semiconductor device assemblies and systems including at least one conductive pathway extending around a side of at least one semiconductor device|

US7425758B2|2006-08-28|2008-09-16|Micron Technology, Inc.|Metal core foldover package structures|

US7468553B2|2006-10-20|2008-12-23|Entorian Technologies, Lp|Stackable micropackages and stacked modules|

US7417310B2|2006-11-02|2008-08-26|Entorian Technologies, Lp|Circuit module having force resistant construction|

US20080157324A1|2006-12-28|2008-07-03|Jia Miao Tang|Stacked die package with die interconnects|

US20080203566A1|2007-02-27|2008-08-28|Chao-Yuan Su|Stress buffer layer for packaging process|

US20090109636A1|2007-10-25|2009-04-30|Chipstack, Inc.|Multiple package module using a rigid flex printed circuit board|

US8863046B2|2008-04-11|2014-10-14|International Business Machines Corporation|Controlling impedance and thickness variations for multilayer electronic structures|

US8549444B2|2008-04-11|2013-10-01|International Business Machines Corporation|Controlling impedance and thickness variations for multilayer electronic structures|

US7921403B2|2008-04-11|2011-04-05|International Business Machines Corporation|Controlling impedance and thickness variations for multilayer electronic structures|

US20100200949A1|2009-02-12|2010-08-12|International Business Machines Corporation|Method for tuning the threshold voltage of a metal gate and high-k device|

KR101187214B1|2009-03-13|2012-10-02|테세라, 인코포레이티드|Stacked microelectronic assembly with microelectronic elements having vias extending through bond pads|

US8611090B2|2010-09-09|2013-12-17|International Business Machines Corporation|Electronic module with laterally-conducting heat distributor layer|

US8779585B2|2011-08-05|2014-07-15|International Business Machines Corporation|Implementing enhanced thermal conductivity in stacked modules|

US9281302B2|2014-02-20|2016-03-08|International Business Machines Corporation|Implementing inverted master-slave 3D semiconductor stack|

法律状态:
2003-10-10| AS| Assignment|Owner name: COMERICA BANK, AS AGENT, MICHIGAN Free format text: SECURITY AGREEMENT;ASSIGNOR:STAKTEK GROUP L.P.;REEL/FRAME:014546/0001 Effective date: 20030819 |

2009-01-20| FPAY| Fee payment|Year of fee payment: 4 |

2010-01-26| AS| Assignment|Owner name: ENTORIAN TECHNOLOGIES L.P., TEXAS Free format text: CHANGE OF NAME;ASSIGNOR:STAKTEK GROUP, L.P.;REEL/FRAME:023848/0062 Effective date: 20080229 |

2010-01-29| AS| Assignment|Owner name: STAKTEK CORPORATION, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BURNS, CARMEN D.;REEL/FRAME:023870/0388 Effective date: 19981223 Owner name: STAKTEK GROUP L.P., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:STAKTEK CORPORATION;REEL/FRAME:023870/0393 Effective date: 20000927 Owner name: STAKTEK CORPORATION,TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BURNS, CARMEN D.;REEL/FRAME:023870/0388 Effective date: 19981223 Owner name: STAKTEK GROUP L.P.,TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:STAKTEK CORPORATION;REEL/FRAME:023870/0393 Effective date: 20000927 |

2010-02-26| AS| Assignment|Owner name: STAKTEK GROUP L.P. NOW KNOWN AS ENTORIAN TECHNOLOG Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:COMERICA BANK, AS AGENT;REEL/FRAME:023985/0954 Effective date: 20040219 |

2012-10-25| AS| Assignment|Owner name: ENTORIAN TECHNOLOGIES INC., TEXAS Free format text: MERGER;ASSIGNOR:ENTORIAN GP LLC;REEL/FRAME:029195/0114 Effective date: 20100714 Owner name: ENTORIAN GP LLC, TEXAS Free format text: MERGER;ASSIGNOR:ENTORIAN TECHNOLOGIES L.P.;REEL/FRAME:029195/0048 Effective date: 20100714 |

2012-12-02| AS| Assignment|Owner name: OVID DATA CO. LLC, DELAWARE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ENTORIAN TECHNOLOGIES INC.;REEL/FRAME:029389/0672 Effective date: 20121031 |

2012-12-28| AS| Assignment|Owner name: STAKTEK GROUP L.P., TEXAS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE STATE OF INCORPORATION OF THE ASSIGNOR WITHIN THE ASSIGNMENT DOCUMENT PREVIOUSLY RECORDED ON REEL 023870 FRAME 0393. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:STAKTEK CORPORATION;REEL/FRAME:029549/0614 Effective date: 20000927 |

2013-01-02| FPAY| Fee payment|Year of fee payment: 8 |

2017-02-24| REMI| Maintenance fee reminder mailed|

2017-07-19| LAPS| Lapse for failure to pay maintenance fees|

2017-08-14| STCH| Information on status: patent discontinuation|Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |

2017-09-05| FP| Expired due to failure to pay maintenance fee|Effective date: 20170719 |

优先权:

申请号 | 申请日 | 专利标题

US07/990,334|US5484959A|1992-12-11|1992-12-11|High density lead-on-package fabrication method and apparatus|

US08/497,565|US5631193A|1992-12-11|1995-06-30|High density lead-on-package fabrication method|

US77469996A| true| 1996-12-26|1996-12-26||

US09/222,263|US6205654B1|1992-12-11|1998-12-28|Method of manufacturing a surface mount package|

US09/761,210|US6919626B2|1992-12-11|2001-01-16|High density integrated circuit module|US09/761,210| US6919626B2|1992-12-11|2001-01-16|High density integrated circuit module|

US11/040,564| US20050139980A1|1992-12-11|2005-01-21|High density integrated circuit module|

[返回顶部]